


* UNIT-4 *

①

Q) Explain about Swapping.

A process should be in ^{Main} memory to be executed. However a process can be swapped out of Main memory into backing store (secondary memory) when its time slice is completed in RoundRobin Algorithm and next process in Ready Queue will be swapped into main memory. Similarly when using Priority algorithm if high priority process arrives when low priority process is executing, low priority process will be swapped out & high priority process will be swapped in.

A process that is swapped out can again be swapped into main memory for continued execution from where it stopped earlier. After being swapped out & later swapped again, process can again be swapped into same location or different location of Main Memory. If execution-time address binding is done process can be loaded into different location of Main Memory else if compile-time or load-time address binding is done process will be swapped into previously loaded address space in Main Memory.




Entire main memory will not be swapped out, only one process will be swapped out of Main Memory to backing store. So to know size of processes is necessary when we want to swap them.

Only Idle processes should be swapped out.


If a process performing I/O is swapped out & another new process is loaded swapped in then I/O date of old process will now be written into new process area as it's in Main memory now. Solution to this is to store I/O data in buffers rather than into process area area.

Generally swapping should be done less no. of times. If more swapping is done then context switching time to load new process into memory will be more than execution time of processes.




Memory Mapping & Memory protection

Generally memory is divided into two partitions one for operation system, other for user processes. If OS is in upper lower part of memory then higher memory will be used by user processes. Each process that is waiting to come into Main Memory will be stored continuously in Main Memory



Memory Mapping & protection.

one process should not write into other process allocated space in Main Memory & logical addresses generated by CPU should be carefully converted into physical addresses by CPU which can be done by using limit register and relocation register.



H/w for relocation & limit registers.

Limit register & relocation register will be loaded with new values for each process when that process is selected for execution.

Limit register: It contains range of all logical addresses allowed for a particular process. (Suppose prglenth is 30 range of possible logical addresses = 1 to 30)

Relocatable register: It contains smallest or starting physical address for particular program.

using this we can ~~stop~~ protect a process from effecting OS or other processes in Main Memory.

using Relocatable Register we can have OS with changing size. If OS is from 0-299 we can have user prg start at 300 by loading 300 into relocatable register. If one more module is added to OS and

now os is from 0 to 399 then we can start user
byt^{byt}
Program at 400 by putting 400 in Relocatable Register.

Memory allocation using MFT (or) fixed partition scheme

Here we divide memory into many equal sized fixed partitions. Each partition can contain exactly one process. So how many partitions we have that many processes can be stored in main memory (this is our degree of multiprogramming).

When a process finishes its execution its partition will be allocated to one of the process in Input Queue ~~waiting~~ of memory.

Memory allocation using MVT (or) Variable partition Scheme.

Here all memory is treated as one large block or hole. The processes in ~~steady~~ SLP queue of main memory can take how much amount of memory they want.

Now total memory will be divided by processes into holes or blocks of different sizes. After ~~the~~ a process gets CPU & executes ~~memory~~ its hole will now be empty which can be allocated to next process waiting in SLP queue of ^{main} memory.

When many holes are available then a process ③ from backing store can come into one of the holes in main memory in the following methods.

First fit! Allocate the very first hole that is sufficient for the process to load. If process size is 50MB we have holes of 70MB and 60MB then 70MB hole is allotted with first hole.

Best fit! Allocate the hole ~~that~~ in which process

fits but wastes memory very less. i.e. allocate smaller hole that is big enough. If process size is 50MB and we have holes of 70MB & 60MB then 60MB hole should be allocated ∵ it wastes only 10MB space.

• Worst fit : Allocate largest hole to process out of all holes so memory gets wasted a lot.

Q ~~Ex~~ What is Fragmentation?

In multiprogramming systems we should avoid memory waste or fragmentation. Single p. systems with fixed sized allocation units like paging suffers from internal fragmentation. Systems with variable sized allocation units such as multiple partition scheme, segmentation suffer from external fragmentation.

External fragmentation: When there is enough total memory space to be allocated to a process but the available space is not continuous so process cannot be stored in memory. This large no. of small holes in memory cannot satisfy any process request as they are not continuous.

Internal fragmentation: When total memory is divided into fixed size partitions or pages. If a process is stored in fixed size partition then size of process may be little less than partition or page size. This wastage of memory is called internal fragmentation.

Q Explain about Paging. (4)

In Paging physical memory is divided into equal and fixed sized blocks called as frames and logical memory is divided into blocks of same size called pages.

When a process is to be executed its pages should be loaded into ^{free} frames available for execution.


Paging makes physical address space of a process non-contiguous i.e. wherever free frame available our process will be stored there.

Paging avoids external fragmentation.


Paging suffers from internal fragmentation.

If we have logical addressing m bits out of that if we have logical address m bits out of that if page size is 2^n then $m-n$ bits are used as ~~offset~~ ^{Page} offset and $(m-n)$ bits are used to identify one page out of 2^{m-n} pages.

Suppose logical address is 4 bits we have page size 4 bytes then $2^{m-n} = 4$ or $2^{m-n} = 2^2$ and remaining $m-n = 4-2 = 2$ bits are used to identify one page out of four pages available.



Total logical address length
m bits



Page No.	Frame No.
0	5
1	6
2	1
3	2

Pagetables

Frame No.	Page
1	Page 2
2	Page 3
3	
4	
5	Page 0
6	Page 1

In Page 0 is in frame 5, Page 1 is in frame 6 and Page 2 is in frame 1, Page 3 is in frame 2.

Which ~~frame~~ page is in which frame in physical memory is stored in Pagetables.


Paging separates user's view of memory from actual physical memory. User imagines that his program is stored continually ~~at~~ at one place, but paging divides program into several pages and stores them in different noncontiguous frames.

Hardware support for Paging

- i) Pagetable is small in size it can be stored in registers.
- ii) Pagetable is large in size it will be kept in main memory and a ~~of~~ address of Page table in main memory is stored in Page table base register (PTBR).

But if we store pagetable in main memory it will take more time to find out frame no. for a particular Pageno. So the solution to this is to have transaction look aside buffer (TLB) in high speed associative memory which is very fast memory. TLB does not contain all entries of pagetable but rather it only few pages and frame nos. So its size is less when compare to pagetable. So for a particular logical address we search for matching Pageno. in first in TLB, if match is not found in ~~pagetable~~ TLB then we search for that Pagenumber in pagetable & then get corresponding frame number. In that frame we will get ~~of~~ Pageoffset d position. If TLB hit is done we get frame no. quickly else if we search for page no. in pagetable it takes more time.

Address Translation from logical-to-physical address in paging. Using TLB and Page table



Just Read noneed to by heart

if TLB hit ratio = 80%.

TLB miss ratio = 20%.

if time needed to access TLB = 20ns

time needed to access memory or pagetable in mem = 100ns.

if ^{Page no.} value is found in TLB, (TLB hit) then time to access

that page = Time to access TLB + Time to access Main memory
for frame No. for that frame
= 20ns + 100ns = 120ns.

if page no. is not found in TLB, it's in Pagetable in memory
then time to access page

= Time to access TLB + Time to access Page table in memory + Time to access page in memory
= 20ns + 100ns + 100ns = 220ns

$$\therefore \text{Total effective access time} = 0.80 \times 120 + 0.20 \times 220 \\ = 140 \text{ nanoseconds.}$$

Protection in paging

- Each and every frame has protection bits associated with it.
We can have a bit which indicates whether a page is
read only page or read write page. If it's read only page no
writes are allowed to a page.
- We can have valid/invalid bit, if Valid bit is 1 then the
page is legal i.e. the page is in the logical address space
of our process. If Valid bit is zero then page is invalid
i.e. page ~~is not~~ belongs to our process. It's not in
logical address space of process or they're not in main memory

In below program page 0,1,2,3,4,5 belong to our process & that process is in physical memory so access to them is valid, but page 6 & 7 are not in main memory. ~~do not belong to our process~~ so they are invalid pages.

Page No	frame no		Valid/invalid bit	frame no
	Page 0	Page 1		
Page 0	2	V		1
Page 1	3	V		2
Page 2	4	V		3
Page 3	7	V		4
Page 4	8	V		5
Page 5	9	V		6
Logical Memory	0	I		7
	0	I		8
				9
				10
				11
				12
				13
				14
				Physical Memory

Shared pages:

Advantage of Paging is possibility of sharing common code. This is useful in Time sharing environment where different users use same K/W like text editor (to type & edit their Programs) with different data. Suppose if Text editor occupies 150KB of space for code and 50KB of dataspace for user for 40 users we need 8000KB memory. To avoid memory wastage code pages can be shared & data pages will be separate for each process.

ed_1, ed_2, ed_3 are Text editor code pages each of 50KB size and they have shared pages of $Protel_1, Protel_2, Protel_3$ and $data_1, data_2, data_3$ are separate data pages for P_1, P_2, P_3 .

Page 0	ed1	500	Page table for P_1
Page 1	ed2	500	Page 3
Page 2	ed3	500	Page 4
Page 3	data1	5000	Page 5
			Page 6
			Page 7

ProtelP₁ Page P₁

Page table for P_1

Page 0	Protel
1	Data 2
2	Page 1 + ed1
3	Protel + ed2
4	Protel + ed3
5	
6	Page 2 + ed3
7	
8	
9	
10	
11	
12	
13	
14	

Page 0	ed1	500	Page table for P_2
Page 1	ed2	500	Page 3
Page 2	ed3	500	Page 4
Page 3	data2	5000	Page 5
			Page 6
			Page 7

ProtelP₂ Page P₂

Page table for P_2

Structure of Page Table

The following are Techniques for structuring of page table


- a) Hierarchical Paging
- b) Hashed Page Table
- c) Inverted page table

a) Hierarchical Paging (7)

If size of page table is large then we cannot store page table completely continuously at particular place in main memory. So solution to this is to divide pagetable into smaller pieces.


One way to do this is to use two level paging algorithm.

Here we have outer pagetable which gives address of one inner page out of m inner pages at ~~pages~~ ~~table~~. In this inner page we get address of frame number for our required page. To fetch in that frame number we will go to offset d to get required value from that location. frame.



Suppose we have 32-bit address if pagesize 4KB = 2^{12}
 Then 12 bits will go for offset, out of remaining
 20 bits \rightarrow 10 bits for outer page table to identify one row in it,
 10 bits to find out an entry in page identified by outer
 Page table.


	Page Number	Page offset
	P ₁ P ₂	12
Total address 32 bits	= 10 10	12



Similarly in three level paging we can divide logical address into 3 parts:

2 nd outer page	outer page	Inner page	offset
P ₁	P ₂	P ₃	d

(b) Hashed Page Table



Here we use hash function on page number P which produces a virtual page number. We search for this virtual page number in Hash Table where matching is found we find a linked list of ~~elements~~ nodes. Here each node of linked list contains following fields

- a) Virtual page no.
- b) Frame no. for mapped page no.
- c) pointer to next node.

Different pages map to same location of Hash Table, where we will find linked list of pages & corresponding frames. (Suppose all page nos which produce remainder 6 when hash function is applied will goto 6th location in HashTable).


Generally if PageTable has more than 2^{32} entries hashing is used.

clustered page tables are similar to hashed page tables, In clustered page tables each matching entry of page

table has many pages & corresponding frames. Clustered pagetables are used for sparse address space i.e. noncontinuous memory references.

(C) Inverted page tables :-

Generally ~~here for~~ each and every process we have associated pagetable. The page table has one entry unit for each & every page in the process. So page table will be lengthy & deletion to this is to use inverted pagetables. Even if all pages of process are not in frame of main memory entry for them is created in pagetable. In inverted pagetable only those pages which are loaded into frames of main memory will be given an entry in pagetable. Each entry of page table contains virtual address i.e. Page number and process Id of process it's at own that page. So we don't have one page table for each process, for all processes we have one page table.




Inverted page table.

We search pagetable for matching Pid and P if
match is found in pagetable at entry i then
Physical address is calculated using frame no.
and offset d.


Inverted pagetable reduces amount of
memory needed for pagetables because only one
pagetable is maintained for all processes but it
increases search time.

Paging suffers from internal fragmentation.
If page size is m bytes and process size is n bytes (mem)
then (m-n) bytes of physical memory gets wasted.




Paging doesn't have external fragmentation.

Q Segmentation



Segment	Limit	base
0	100	1400
1	50	1200
2	200	1600
3	100	1800



Seg 0 starts at address 1400 & has length 100
 Seg 1 starts at address 1200 and has length 50.
 Seg 2 starts at add 1600 and has length 200.

Generally when we write any program, the program contains many segments as follows.


1. main function() (code)
2. Stacks
3. Library files (Ex Segt(), Power())
4. Subfunctions -
5. Global Variables .

for each of above parts of program a separate area of memory is allocated as needed and they are called as segments.

Segmentation is Memory management scheme where user's view of memory is same as how segments are stored in memory.

In Paging user's view is different from how it is stored (in form of pages in memory).

Hardware for Segmentation



Address generated by CPU contains segment number and segment offset d $\boxed{S \mid d}$.

Segment number is used as ~~offset~~^{index} into segment table where we will find segment starting address base and length of segment limit. If Generated offset is less than segment limit then to get segment starting address base, offset d is added to get Physical address. If segment ~~base~~^{length} is not less than segment limit then we are trying to access ~~out~~ memory outside our segment so trap to OS or addressing error occurs.

Segment table contains starting address of segments base and length of each segment limit.

Segmentation does not have internal fragmentation. Segmentation has external fragmentation problem because total physical memory is divided into No. of

small segments and when a new process needs memory we have memory but can't allocate to that process because memory is not available as single block but partitioned into many small blocks.


Q Explain about Virtual Memory.

Virtual memory is a technique that allows execution of process that is not completely in memory.

Advantage of virtual memory is program can be larger than ~~real~~ memory.


In general entire program need not be in Main memory for execution. Some parts of program described below are not at all needed by program for its execution.

- Code to handle unusual error conditions is not used all times.
- Generally if we need 10 elements in an array we declare array with 100 elements which wastes memory.
- Depending upon user option some parts of a program may not be used at all to load those parts in memory is waste.



Virtual memory advantages are

- only few pages of program or part of program are loaded into main memory many programs can be stored in main memory.
- To ~~with~~ less I/O will be needed to load part of program into main memory & swap it out to secondary memory.
- Library files can be shared by different programs.
- If two programs have same code part then same memory can be shared by ~~with~~ them.



Demand Paging :


loading only those pages which are needed for execution is called demand paging. Demand paging is used by virtual memory systems.

Here we use ~~lazy~~ or swapper to swap pages from secondary memory to Primary memory. A ~~lazy~~ swapper never swaps in a page unless it's needed for execution.

To find whether required page is in memory or not we use valid/invalid bit. If Page is in memory Valid bit is set. If invalid Valid bit is 0 then page is invalid (i.e. page does not belong to our program) Page belongs to our process but is not loaded in to memory).

If Page is not in main memory Page fault occurs. The following are steps to handle page fault occurs:

1. We check pagetable to see if page ref is valid/invalid
2. If page reference is invalid trap to OS is raised, if Page reference is valid then we should bring that Page into main memory from backing store (secondary memory)
3. First find freeframe in main memory
4. Read required page from secondary to memory
~~Put~~ frame in main mem.
5. Modify Pagetable by making new Page status as Valid from invalid.
6. Restart the instruction that stopped due to unavailability of page.



Steps in handling Page fault:

Performance of demand Paging

Let's calculate effective access time for demand paged memory.

Probability of page fault: $(0 \leq P \leq 1)$

Let P be probability of page fault. $(0 \leq P \leq 1)$
effective access time = $(1 - P) \times m_a + P \times \text{page fault time}$

m_a = memory access time (when required page is in primary memory)

Page fault time = Time to bring page from secondary to primary memory & wait (i.e. Page is not in primary memory).

Effective access time is directly proportional to
Page fault rate P.

When a page fault occurs

- 1) Check whether the page reference is valid or not.
- 2) If page is Valid then find location of the required page in hard disk.
- 3) Read Page from disk to frame in physical memory
(Latency time to access page from disk is also included.)
- 4) Now \therefore we are using disk CPU is allocated to another process.
- 5) After our Page is transferred from Hard disk to frames in ~~the~~ physical / Main memory new process will be saved & it will be stopped temporarily
- 6) Change Page tables to mark newly brought page as valid.
- 7) ~~Get~~ Get CPU & start our stopped process again

=

Q Page Replacement & Page Replacement Algorithms.

(13)


What is page replacement? What are steps in page replacement?

Suppose a process is allocated 3 frames for its execution and it needs 4th frame/Page then out of 3 frames in physical memory one page will be replaced i.e. it will be sent to secondary memory and needed page will be brought into primary memory

Steps in page replacement:-


When we need a new page for our process execution and that page is not in main physical memory then the following steps occur:

1. find the location of desired page on Hard disk.
2. Find free frame to bring desired page into physical memory:
 - a) if free frame is found use it.
 - b) if no free frame is available use any one of Page replacement algorithms to select victim page (i.e. page to be replaced)
 - c) send victim page to hard disk and bring desired page to physical memory
3. change Pagetables to mark victim page as invalid, valid page as valid.
4. Restart halted process



Page replacement

Generally as number of frames increase, No. of page faults decrease.



Different Page replacement Algorithms are



(14)

- a) FIFO Page replacement Algorithm
- b) optimal Page "
- c) Least Recently used (LRU) Page replacement Algorithm.
- d) LRU approximation page Replacement Alg
- e) Counting based "
- f) Page Buffering Algorithms

a) FIFO Page replacement Algorithm.

Here each page brought into frame of main memory arrival time is noted. Now when all frames are over, if we need frame to load New page the frame ~~with~~ containing page with early arrival page is removed to place new page there. Page which first is allocated frame will be emptied ~~last~~ (or not) first.

Implement FIFO algorithm for the reference string using 3 frames.




No. of page faults = 15.

FIFO page replacement & suffers from Belady's Anomaly i.e if we increase no. of frames allotted for a process then no. of page faults increase instead of decreasing. Below example shows this.


reference string is 1 2 3 4 1 2 5 1 2 3 4 5

FIFO algorithm for 3 frames



Total no. of page faults for 3 frames = 8

FIFO algorithm for 4 frames



Total no. of page faults for 4 frames = 10.

∴ as no. of frames increased page faults increased instead of decreasing , This is called Belady's Anomaly .


(1) Optimal Page Replacement Algorithm:
Here we replace a page that will not be used for longest period of time.

This algorithm is best page replacement algorithm as it has lowest page fault rate.

It's difficult to implement this algorithm because it requires knowledge of ~~future~~ pages that will be used in future (i.e. the ~~unseen future~~ when a page will be used).

To implement optimal page replacement algorithm we have to implement 3 frames.

→ 0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 2 0 1




Total number of Page faults = 9

(2) Least Recently Used Page Replacement Algorithm:
Here page that is not used for longest period of time can be replaced.

Implement LRU algorithm for the below reference string with 3 frames.

→ 0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 2 0 1



Total No. of page faults = 12.

(d) CRU Approximation Page Replacement Algorithm. (16) They're fault.

- (1) Additional reference bit algorithm.
- (2) Second chance (clock) Algorithm.
- (3) Enhanced page second chance algorithm.
~~(4)~~

(1) Additional reference bit algorithm. For Steps

- (i) To store history of each page in bits are used. (Four example 4 bits $u_3 u_2 u_1 u_0$) where all are 0's.
- (ii) When a page just allocated frame make left most bit u_3 to 1 for that page.
- (iii) After completion of ~~each~~ interval all bits ~~start~~ are shifted right by one position.
 $u_3 u_2 u_1 u_0$ are shifted right by one position.
- (iv) If a page is to be replaced the page with lowest value for $u_3 u_2 u_1 u_0$ is replaced first.

Implement additional reference bit Algorithm for the following string ~~s_{page}~~ using 4 bits to store hints of page & use five frames. (T is end of ϵ interval)

3 2 3 T 8 0 3 T 3 0 2 T 6 3 4 7 .

P	U ₃	U ₂	U ₁	U ₀
-	0	0	0	0
-	0	0	0	0
-	0	0	0	0
-	0	0	0	0
-	0	0	0	0

3 2 3 T

P	U ₃	U ₂	U ₁	U ₀
3	1	0	0	0
2	1	0	0	0
-	0	0	0	0
-	0	0	0	0
-	0	0	0	0

(17)

P	u_3	u_2	<u>Right shift</u>	1 time abovetable	$u_3 u_2 u_1 u_0$
	u_3	u_2	u_1	u_0	
3	0	1	0	0	
2	0	1	0	0	
1	0	0	0	0	
0	0	0	0	0	
-	0	0	0	0	

— End of interval —

8 0 3 T

P	u_3	u_2	u_1	u_0
3	1	1	0	0
2	0	1	0	0
1	1	0	0	0
0	1	0	0	0
-	0	0	0	0

Right shift one time above table $u_3 u_2 u_1 u_0$ for each page

P	u_3	u_2	u_1	u_0
3	0	1	1	0
2	0	0	1	0
1	0	1	0	0
0	0	1	0	0
-	0	0	0	0

— End of Interval 2 —

3 0 2 T

P	U_3	U_2	U_1	U_0
3	1	1	1	0
2	1	0	1	0
8	0	1	0	0
0	1	1	0	0
-	0	0	0	0

Right shift one time above table.

P	U_3	U_2	U_1	U_0
3	0	1	1	1
2	0	1	0	1
8	0	0	1	0
0	0	1	1	0
-	0	0	0	0

— End of Interval 3 —

6 3 4 7

P	U_3	U_2	U_1	U_0
3	1	1	1	1
6	1	0	0	0
4	1	0	0	0
0	0	1	1	0
7	1	0	0	0

Total No. of Page
Faults = 7

(e)


Counting Based Page Replacement Algorithms

(18)

(i) Most frequently used (MFU) Page replacement Algorithm

Here ~~page ref~~ for each page no. of times it is referenced till now is calculated as Count. Page which has largest count will be replaced first.

Implement MFU algorithm for below string with 3 frames. 7 0 1 2 0 3 6 4 2 3 0 3 2 1 2 0 1 7 0 1



Total No. of page faults = 13.


First 7, 0, 1 have occurred for 1 time so any of them can be replaced to bring 2 pages.

(ii) Least Recently used (LRU) Page replacement Algorithm

Here For each page No. of times it's referenced till now is calculated as Count. Page which has smallest count is replaced first.

Disadvantage of this method is if a page is used during starting stage of process more times & then it's count will be more. So even if the ~~page~~ page is not used during later stages of process it will not be replaced as its count is more.

7 0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 7 0 1



Total no. of Page faults = 13.

If two pages have same least count then any one of them can be replaced.